A Hardware-Native Trapped-Ion Hybrid Qudit-Oscillator Instruction Set
Abstract
Scaling trapped-ion processors by adding ions remains challenging. A complementary route exploits the multilevel internal structure of each ion to increase the computational Hilbert space per ion. We introduce a hardware-native hybrid qudit-oscillator instruction set for a general d-level internal register coupled to bosonic modes and prove that three of its native operation families suffice for universality of one qudit coupled to several modes. Adding an entangling operation between ions extends universality to a connected register of several qudits. The architecture natively supports both phase-space and sideband instruction sets and is implemented in the open-source framework HybridLane. As a representative application, we reproduce the dissipative vibronic dynamics of a three-chromophore complex previously simulated on a hybrid qubit-oscillator superconducting platform. Moving from a one-qubit-per-state register to a single qudit stores the entire electronic manifold in one ion, so every electronic coupling becomes a local intra-ion transition and the lab-frame Hamiltonian compiles directly into the ISA. Under the stated sequential timing model from a 40Ca+ qudit processor, one Trotter step is projected to run about ten times faster on the qudit, with an average RMSE of approximately 1.1 percent against the published reference.
Related
- Cubic Phase Gate with a Trapped Ion Oscillator
- From QCCD Trapped-Ion Hardware to Quantum Compilers: Capabilities, Architectures, and Compilation
- Maximum-Likelihood Amplitude Estimation for Quantum Monte Carlo Integration on Trapped-Ion Hardware: Convergence, Noise-Floor Saturation, Depth-Dependent Bias
- Trainable Quantum-Native Language Models: Dissipative Memory, Capacity Limits, and Hardware Validation
- Towards quantum computing Feynman diagrams in hybrid qubit-oscillator devices
BibTeX
@misc{heris2026hardwarenative,
title = {{A Hardware-Native Trapped-Ion Hybrid Qudit-Oscillator Instruction Set}},
author = {Masoud Hakimi Heris and Yuan Liu and Frank Mueller},
howpublished = {arXiv},
year = {2026},
month = oct,
doi = {10.48550/arxiv.2610.13843},
eprint = {2610.13843},
archivePrefix = {arXiv},
url = {https://arxiv.org/abs/2610.13843},
}
RIS
TY - UNPB
TI - A Hardware-Native Trapped-Ion Hybrid Qudit-Oscillator Instruction Set
AU - Masoud Hakimi Heris
AU - Yuan Liu
AU - Frank Mueller
PY - 2026
DA - 2026/10/09
PB - arXiv
DO - 10.48550/arxiv.2610.13843
UR - https://arxiv.org/abs/2610.13843
AB - Scaling trapped-ion processors by adding ions remains challenging. A complementary route exploits the multilevel internal structure of each ion to increase the computational Hilbert space per ion. We introduce a hardware-native hybrid qudit-oscillator instruction set for a general d-level internal register coupled to bosonic modes and prove that three of its native operation families suffice for universality of one qudit coupled to several modes. Adding an entangling operation between ions extends universality to a connected register of several qudits. The architecture natively supports both phase-space and sideband instruction sets and is implemented in the open-source framework HybridLane. As a representative application, we reproduce the dissipative vibronic dynamics of a three-chromophore complex previously simulated on a hybrid qubit-oscillator superconducting platform. Moving from a one-qubit-per-state register to a single qudit stores the entire electronic manifold in one ion, so every electronic coupling becomes a local intra-ion transition and the lab-frame Hamiltonian compiles directly into the ISA. Under the stated sequential timing model from a 40Ca+ qudit processor, one Trotter step is projected to run about ten times faster on the qudit, with an average RMSE of approximately 1.1 percent against the published reference.
ER -