Skip to content
DraconiticResearch
Search Sources API
203,952 studies31 sourcesUpdated 38 min ago
Peer-reviewedCC BY-NC-ND 4.0Scientific Reports

An optimized majority-feedback QCA D-latch and SET/RESET-enabled SRAM cell for compact, low-latency nanoelectronic memory design

  • Priyanka Wani
  • Sankit Kassa
Open at sourcePDFDOICite

Related

  1. Optimized energy efficient cluster based routing protocol for real time communication in 5G enabled VANETs using reinforcement learning
    M. Arun Kumar, Ramesh Babu Somisetty, M. Pradeep +1
    Scientific ReportsPeer-reviewedCC BY-NC-ND 4.0Full textCrossref
  2. A compact and component-optimized 13-level switched-capacitor multilevel inverter with high efficiency
    Duaa Ali, M. Arun Noyal Doss, Mohammed Alruwaili +1
    Scientific ReportsPeer-reviewedCC BY-NC-ND 4.0Full textCrossref
  3. Local imperfect feedback control in nonequilibrium biophysical systems enabled by response constraints
    Carlos Floyd, Aaron R. Dinner, Suriyanarayanan Vaikuntanathan
    Physical Review XPeer-reviewedPublisher termsStatistical & nonlinear physicsCrossref
  4. Optical multistability in a compact microcavity enabled by near-exceptional coupling
    Zhen Liu, Xuefan Yin, Andrey Bogdanov +5
    Nature NanotechnologyPeer-reviewedLicence not statedFull text5 citedOptics & photonicsOpenAlex
  5. Biology Undergraduates Use of AI-Enabled Feedback to Revise Scientific Writing: Recipience and Barriers
    M. Weston, T. Long
    bioRxivPreprintCC BY-NC-NDFull textGeneral biologybioRxiv

Cite

BibTeXRIS
BibTeX
@article{wani2026optimized,
  title = {{An optimized majority-feedback QCA D-latch and SET/RESET-enabled SRAM cell for compact, low-latency nanoelectronic memory design}},
  author = {Priyanka Wani and Sankit Kassa},
  journal = {Scientific Reports},
  year = {2026},
  month = oct,
  doi = {10.1038/s41598-026-74675-1},
  url = {https://www.nature.com/articles/s41598-026-74675-1},
  note = {CC BY-NC-ND 4.0},
}
RIS
TY  - JOUR
TI  - An optimized majority-feedback QCA D-latch and SET/RESET-enabled SRAM cell for compact, low-latency nanoelectronic memory design
AU  - Priyanka Wani
AU  - Sankit Kassa
PY  - 2026
DA  - 2026/10/11
JO  - Scientific Reports
DO  - 10.1038/s41598-026-74675-1
UR  - https://www.nature.com/articles/s41598-026-74675-1
SN  - 2045-2322
ER  -