HARS: LDPC Bit-Flipping Decoding With Initial-Syndrome-Conditioned Parameter Mapping and Local-Reliability Weighting
Abstract
HARS (Hybrid Adaptive Reliability-Aware and Syndrome-Aware) is a bit-flipping decoder that combines local channel reliability with parameter selection from the initial syndrome. A bounded check reliability modifies the parity-check weight, while the initial syndrome weight selects the base weight, reliability coefficient, threshold decay factor, and perturbation amplitude for each frame. Computing these quantities at initialization supports synchronous multi-bit updates with a simple iterative datapath. For rate-one-half PEGReg and WiMAX codes over the binary-input additive white Gaussian noise channel, HARS reduces both bit-error rate (BER) and mean iteration count relative to a calibrated SM-NGDBF baseline. The PEGReg BER at 3.25 dB is approximately one-sixth of the comparison value; the WiMAX BER at 2.75 dB is reduced by 59%. A seven-fractional-bit FPGA implementation shares 132 variable-node lanes among four frame contexts. Precomputed check weights, encoded threshold states, and parallel perturbation generation support one group per clock during sustained decoding. On an XC7A200T at 60 MHz, for preloaded 128-frame batches with a ready receiver, measured coded throughputs are 49.7 Mb/s at 2.50 dB and 361.9 Mb/s at 4.00 dB, including initialization and output transfers.
Related
- Learned Parallel Bit-Flipping Sequential Belief Propagation Decoding of Quantum LDPC Codes
- A Nonconvex Framework for Joint Sparse Sample Weighting and Parameter Estimation
- Hierarchical Regime-Conditioned Ornstein–Uhlenbeck Monitoring for Thermal Control in Memory Reliability Test Equipment
- A one-parameter family of local-time conditioned processes : the generalized Brownian burglars
- Iterative Bounded Distance Decoding With 2-Bit Reliability Marker For Product-Like Codes
BibTeX
@misc{wu2026hars,
title = {{HARS: LDPC Bit-Flipping Decoding With Initial-Syndrome-Conditioned Parameter Mapping and Local-Reliability Weighting}},
author = {Tung Hsu Wu and Huang-Chang Lee},
howpublished = {arXiv},
year = {2026},
month = sep,
doi = {10.48550/arxiv.2609.36727},
eprint = {2609.36727},
archivePrefix = {arXiv},
url = {https://arxiv.org/abs/2609.36727},
}
RIS
TY - UNPB
TI - HARS: LDPC Bit-Flipping Decoding With Initial-Syndrome-Conditioned Parameter Mapping and Local-Reliability Weighting
AU - Tung Hsu Wu
AU - Huang-Chang Lee
PY - 2026
DA - 2026/09/29
PB - arXiv
DO - 10.48550/arxiv.2609.36727
UR - https://arxiv.org/abs/2609.36727
AB - HARS (Hybrid Adaptive Reliability-Aware and Syndrome-Aware) is a bit-flipping decoder that combines local channel reliability with parameter selection from the initial syndrome. A bounded check reliability modifies the parity-check weight, while the initial syndrome weight selects the base weight, reliability coefficient, threshold decay factor, and perturbation amplitude for each frame. Computing these quantities at initialization supports synchronous multi-bit updates with a simple iterative datapath. For rate-one-half PEGReg and WiMAX codes over the binary-input additive white Gaussian noise channel, HARS reduces both bit-error rate (BER) and mean iteration count relative to a calibrated SM-NGDBF baseline. The PEGReg BER at 3.25 dB is approximately one-sixth of the comparison value; the WiMAX BER at 2.75 dB is reduced by 59%. A seven-fractional-bit FPGA implementation shares 132 variable-node lanes among four frame contexts. Precomputed check weights, encoded threshold states, and parallel perturbation generation support one group per clock during sustained decoding. On an XC7A200T at 60 MHz, for preloaded 128-frame batches with a ready receiver, measured coded throughputs are 49.7 Mb/s at 2.50 dB and 361.9 Mb/s at 4.00 dB, including initialization and output transfers.
ER -