A Cryogenic Hybrid Photonic/CMOS Controller Architecture for Scalable Superconducting Qubit Control
Abstract
Scaling superconducting quantum computers toward thousands of control channels remains a difficult hardware problem. This requires reducing room-temperature-to-cryogenic interconnects and 4 K power while retaining channel-specific programmability. We develop a hybrid photonic/CMOS control architecture in which optical fibers distribute shared Gaussian and derivative pulse templates, while local cryogenic CMOS circuits provide event-rate amplitude programming, pulse blocking, hold-duration control, photodetection, and microwave upconversion. The architecture supports template-based XY/DRAG control and smooth-edged flat-top envelopes for two-qubit control through separate local signal paths. Compared with full-waveform Cryo-CMOS, it moves high-speed sampled-waveform generation out of each cryogenic channel. Compared with per-channel photonic waveform delivery, it retains a programmable endpoint after optical distribution for applying updated channel coefficients and control states. We evaluate the architecture using post-layout circuit simulations, optical and interconnect models, and system-level power scaling under a common 4 K output boundary. The modeled downlink power is below 1 mW per qubit-control channel at the thousand-channel scale, substantially below the normalized full-waveform Cryo-CMOS result and in the same range as the strict 50-ohm direct-detection WDM reference. Simulated I- and Q-path outputs are propagated through a five-level transmon model, while the simulated sample-and-hold output is evaluated in a coupled-transmon model. The tested single-qubit cases remain below the 10^-3 worst-state error reference, and the representative two-qubit result remains near the same scale after model-level calibration. These results support low-power photonic delivery with limited in-fridge programmability for template-compatible superconducting-qubit control.
Versions
Related
- Cryogenic Multiplexing Control Chip for Superconducting Quantum Processor
- Cryogenic thermo-optic response of low-loss phase change material for non-volatile photonic phase shifter
- Programmable CMOS DAC Operating in Cryogenic Environments for Controlling Superconducting Qubits
- Superconducting Flux Memory for Cryogenic Applications
- All-photonic millimeter-wave and terahertz signal core at room and cryogenic temperatures
BibTeX
@misc{liu2026cryogenic,
title = {{A Cryogenic Hybrid Photonic/CMOS Controller Architecture for Scalable Superconducting Qubit Control}},
author = {Bowen Liu and Zhaoran Rena Huang},
howpublished = {arXiv},
year = {2026},
month = sep,
doi = {10.48550/arxiv.2606.10114},
eprint = {2606.10114},
archivePrefix = {arXiv},
url = {https://arxiv.org/abs/2606.10114},
note = {CC BY 4.0},
}
RIS
TY - UNPB
TI - A Cryogenic Hybrid Photonic/CMOS Controller Architecture for Scalable Superconducting Qubit Control
AU - Bowen Liu
AU - Zhaoran Rena Huang
PY - 2026
DA - 2026/09/01
PB - arXiv
DO - 10.48550/arxiv.2606.10114
UR - https://arxiv.org/abs/2606.10114
AB - Scaling superconducting quantum computers toward thousands of control channels remains a difficult hardware problem. This requires reducing room-temperature-to-cryogenic interconnects and 4 K power while retaining channel-specific programmability. We develop a hybrid photonic/CMOS control architecture in which optical fibers distribute shared Gaussian and derivative pulse templates, while local cryogenic CMOS circuits provide event-rate amplitude programming, pulse blocking, hold-duration control, photodetection, and microwave upconversion. The architecture supports template-based XY/DRAG control and smooth-edged flat-top envelopes for two-qubit control through separate local signal paths. Compared with full-waveform Cryo-CMOS, it moves high-speed sampled-waveform generation out of each cryogenic channel. Compared with per-channel photonic waveform delivery, it retains a programmable endpoint after optical distribution for applying updated channel coefficients and control states. We evaluate the architecture using post-layout circuit simulations, optical and interconnect models, and system-level power scaling under a common 4 K output boundary. The modeled downlink power is below 1 mW per qubit-control channel at the thousand-channel scale, substantially below the normalized full-waveform Cryo-CMOS result and in the same range as the strict 50-ohm direct-detection WDM reference. Simulated I- and Q-path outputs are propagated through a five-level transmon model, while the simulated sample-and-hold output is evaluated in a coupled-transmon model. The tested single-qubit cases remain below the 10^-3 worst-state error reference, and the representative two-qubit result remains near the same scale after model-level calibration. These results support low-power photonic delivery with limited in-fridge programmability for template-compatible superconducting-qubit control.
ER -