Skip to content
DraconiticResearch
Search Sources API
203,948 studies31 sourcesUpdated 10 min ago
Peer-reviewedCC BYSensors (Basel, Switzerland)

Employing Hybrid Image Processing for Grape Sorting.

  1. 1Institute of Industrial Information Technology, Karlsruhe Institute of Technology, 76131 Karlsruhe, Germany.
  2. 2MSTVision GmbH, 65462 Ginsheim-Gustavsburg, Germany.

Abstract

This contribution presents a practical realization of hybrid image processing for grape sorting. Hybrid image processing combines FPGA (Field Programmable Gate Array), GPU (Graphics Processing Unit), and CPU (Central Processing Unit) hardware with both rule-based and CNN (Convolutional Neural Network)-based algorithms to satisfy real-time constraints at high data throughput. A detailed end-to-end latency analysis of the complete sorting pipeline is provided. Our initial solution achieves a mean latency of 10.7 ms with a 99.9th percentile of 13.2 ms and a maximum latency of 14.0 ms. Our investigation reveals that the primary bottleneck lies in data handling rather than CNN inference. Furthermore, FPGA-based and CPU-based preprocessing approaches are compared using identical image data. A CPU-/GPU-based approach achieves a mean latency of 7.3 ms with a 99.9th percentile of 13.0 ms and a maximum latency of 13.5 ms. Finally, an improved FPGA architecture is proposed and evaluated, demonstrating improved timing performance. The improved FPGA solution achieves a mean latency of 9.0 ms with a 99.9% percentile of 10.6 ms and a maximum latency of 11.3 ms. The machine's capability is evaluated at a grape processing throughput of 5.6 t/h.

Related

  1. Image-based phenotypic sorting of synthetic cells
    Marijn van den Brink, Marlena Stam, Nico Claassens +1
    Science AdvancesPeer-reviewedCC BY 4.0Full text2 citedProteomics & metabolomicsCell biologyHAL
  2. Single-cell profiling of physically interacting immune cells using image-guided sorting
    N. Kang, C. Kim, T. J. Scriba +2
    bioRxivPreprintCC BYFull textImmunologybioRxiv
  3. A hybrid supervised learning model for the classification of a low-volume EEG dataset employing powerful ensembles
    Steffi Philip Mulamoottil, T. Vigneswaran
    Scientific ReportsPeer-reviewedCC BY 4.0Full textNeuroscienceCrossref
  4. TOPBP1-Dependent DNA Damage Processing Promotes Centromere Loss in an Inviable Xenopus Hybrid
    C. Clark, R. Terui, G. Chistol +1
    bioRxivPreprintAll rights reservedFull textCell biologybioRxiv
  5. SNAzzy: an image processing pipeline for investigating global Synchronous Network Activity
    C. D. Paiva, A. J. Evora, S. Zheng +1
    bioRxivPreprintCC BYFull textNeurosciencebioRxiv
BibTeX
@article{wezstein2026employing,
  title = {{Employing Hybrid Image Processing for Grape Sorting.}},
  author = {Simon Wezstein and Michael Stelzl and Michael Heizmann},
  journal = {Sensors (Basel, Switzerland)},
  year = {2026},
  month = oct,
  doi = {10.3390/s26206574},
  url = {https://europepmc.org/article/MED/42944437},
  note = {CC BY},
}
RIS
TY  - JOUR
TI  - Employing Hybrid Image Processing for Grape Sorting.
AU  - Simon Wezstein
AU  - Michael Stelzl
AU  - Michael Heizmann
PY  - 2026
DA  - 2026/10/16
JO  - Sensors (Basel, Switzerland)
DO  - 10.3390/s26206574
UR  - https://europepmc.org/article/MED/42944437
AB  - This contribution presents a practical realization of hybrid image processing for grape sorting. Hybrid image processing combines FPGA (Field Programmable Gate Array), GPU (Graphics Processing Unit), and CPU (Central Processing Unit) hardware with both rule-based and CNN (Convolutional Neural Network)-based algorithms to satisfy real-time constraints at high data throughput. A detailed end-to-end latency analysis of the complete sorting pipeline is provided. Our initial solution achieves a mean latency of 10.7 ms with a 99.9th percentile of 13.2 ms and a maximum latency of 14.0 ms. Our investigation reveals that the primary bottleneck lies in data handling rather than CNN inference. Furthermore, FPGA-based and CPU-based preprocessing approaches are compared using identical image data. A CPU-/GPU-based approach achieves a mean latency of 7.3 ms with a 99.9th percentile of 13.0 ms and a maximum latency of 13.5 ms. Finally, an improved FPGA architecture is proposed and evaluated, demonstrating improved timing performance. The improved FPGA solution achieves a mean latency of 9.0 ms with a 99.9% percentile of 10.6 ms and a maximum latency of 11.3 ms. The machine's capability is evaluated at a grape processing throughput of 5.6 t/h.
SN  - 1424-8220
ER  -