Peer-reviewedCC BY-NC-ND 4.0Scientific Reports
High-speed FPGA implementation of the CORDIC algorithm using carry lookahead adders
Related
- Sensorless closed-loop speed estimation of BLDC motor drive using physics-informed NN algorithm
- Optimization of Quadratic Sieve Algorithm Implementation for Large Integer Factorization
- A New Method For Manipulating Circuits, Application To Quantum Adders
- Implementation of Grover’s Search Algorithm for Tectonic Activity Detection in an Unsorted Seismic Database
- Square-Root Clustered Lasso for High-Dimensional Linear Regression with Finite-Sample Theory and Efficient Algorithm Implementation
BibTeX
@article{kanadal2026highspeed,
title = {{High-speed FPGA implementation of the CORDIC algorithm using carry lookahead adders}},
author = {Karthik M. Kanadal and Akash Kumar Pradhan and Akshatha S and Chandramauleshwar Roy},
journal = {Scientific Reports},
year = {2026},
month = oct,
doi = {10.1038/s41598-026-74995-2},
url = {https://www.nature.com/articles/s41598-026-74995-2},
note = {CC BY-NC-ND 4.0},
}
RIS
TY - JOUR
TI - High-speed FPGA implementation of the CORDIC algorithm using carry lookahead adders
AU - Karthik M. Kanadal
AU - Akash Kumar Pradhan
AU - Akshatha S
AU - Chandramauleshwar Roy
PY - 2026
DA - 2026/10/21
JO - Scientific Reports
DO - 10.1038/s41598-026-74995-2
UR - https://www.nature.com/articles/s41598-026-74995-2
SN - 2045-2322
ER -