Wafer-Level 1/f Noise Characterization of Scaled P-Type Nanosheets and Comparison with Planar HKMG Transistors
Abstract
We present a comprehensive wafer-level 1/f noise study of scaled Gate-All-Around (GAA) p-type nanosheet transistors and benchmark them against large-area planar High- \k{appa} Metal Gate (HKMG) devices to assess the impact of device architecture on reliability. By statistically analyzing noise data from 188 nanosheets, we extract the effective trap density in the dielectric and compare it to that of planar transistors with identical gate stack, comparable processing thermal budgets, and no specific reliability anneals. The effective trap density extracted from 1/f noise is comparable in planar and nanosheet architectures. This indicates that transitioning to GAA nanosheets does not increase noise, which remains governed by gate stack quality.
Versions
Related
- Efficient Simulation of Gate Leakage Currents in Ultra-scaled Transistors from First Principles
- Doubly-scaled planar 𝒩 = 4 SYM & Carroll Holography
- Enhanced performance of organic light photodetectors based on poly (vinyl alcohol) supported with fluorescein dye and graphene nanosheets: fabrication, characterization, and thermometric measurements
- Ultraviolet to infrared thermally driven SSPM and spatially asymmetric optical propagation in vdW NbOCl₂ nanosheets
- Colloidal 2D WS2 nanosheets exhibiting high-purity single photon emission
BibTeX
@misc{asanovski2026waferlevel,
title = {{Wafer-Level 1/f Noise Characterization of Scaled P-Type Nanosheets and Comparison with Planar HKMG Transistors}},
author = {Ruben Asanovski and Anabela Veloso and Ben Kaczer and Naoto Horiguchi and Jacopo Franco},
howpublished = {arXiv},
year = {2026},
month = sep,
doi = {10.48550/arxiv.2609.08674},
eprint = {2609.08674},
archivePrefix = {arXiv},
url = {https://arxiv.org/abs/2609.08674},
}
RIS
TY - UNPB
TI - Wafer-Level 1/f Noise Characterization of Scaled P-Type Nanosheets and Comparison with Planar HKMG Transistors
AU - Ruben Asanovski
AU - Anabela Veloso
AU - Ben Kaczer
AU - Naoto Horiguchi
AU - Jacopo Franco
PY - 2026
DA - 2026/09/08
PB - arXiv
DO - 10.48550/arxiv.2609.08674
UR - https://arxiv.org/abs/2609.08674
AB - We present a comprehensive wafer-level 1/f noise study of scaled Gate-All-Around (GAA) p-type nanosheet transistors and benchmark them against large-area planar High- \k{appa} Metal Gate (HKMG) devices to assess the impact of device architecture on reliability. By statistically analyzing noise data from 188 nanosheets, we extract the effective trap density in the dielectric and compare it to that of planar transistors with identical gate stack, comparable processing thermal budgets, and no specific reliability anneals. The effective trap density extracted from 1/f noise is comparable in planar and nanosheet architectures. This indicates that transitioning to GAA nanosheets does not increase noise, which remains governed by gate stack quality.
ER -