Peer-reviewedCC BY-NC-ND 4.0Scientific Reports
Optimized reversible QCA full adder subtractor for low latency and energy efficiency
Related
- An optimized majority-feedback QCA D-latch and SET/RESET-enabled SRAM cell for compact, low-latency nanoelectronic memory design
- K-space Optimized Spatial Temporal Architecture for Low Latency in Interventional Cardiac MRI
- A compact and component-optimized 13-level switched-capacitor multilevel inverter with high efficiency
- Optimized energy efficient cluster based routing protocol for real time communication in 5G enabled VANETs using reinforcement learning
- Energy-optimal scheduling for clocked reversible computing
BibTeX
@article{kumar2026optimized,
title = {{Optimized reversible QCA full adder subtractor for low latency and energy efficiency}},
author = {Aruru Sai Kumar and Chokkakula Ganesh and S. Satheesh Kumar and S. Siva Priyanka and Vydha Pradeep Kumar and Suman Lata Tripathi},
journal = {Scientific Reports},
year = {2026},
month = oct,
doi = {10.1038/s41598-026-76777-2},
url = {https://www.nature.com/articles/s41598-026-76777-2},
note = {CC BY-NC-ND 4.0},
}
RIS
TY - JOUR
TI - Optimized reversible QCA full adder subtractor for low latency and energy efficiency
AU - Aruru Sai Kumar
AU - Chokkakula Ganesh
AU - S. Satheesh Kumar
AU - S. Siva Priyanka
AU - Vydha Pradeep Kumar
AU - Suman Lata Tripathi
PY - 2026
DA - 2026/10/26
JO - Scientific Reports
DO - 10.1038/s41598-026-76777-2
UR - https://www.nature.com/articles/s41598-026-76777-2
SN - 2045-2322
ER -