Skip to content
DraconiticResearch
Search Sources API
186,546 studies31 sourcesUpdated 33 min ago
PreprintarXiv licencearXiv

Quantum Circuit Pruning: From NISQ Architectures to Fault-Tolerant Operations

Abstract

We present a routing-aware pruning strategy for quantum circuits that selectively removes parametric two-qubit gates whose computational contribution is outweighed by the fidelity cost of their execution, and assess it across both Noisy Intermediate-Scale Quantum (NISQ) and fault-tolerant quantum computing (FTQC) architectures. Each two-qubit gate of a circuit is evaluated by comparing an architecture-independent lower bound on the fidelity cost of omitting the gate against a hardware-specific model for the routing execution cost in each setting. We additionally provide an analytical characterization of the pruning boundary as a function of rotation angle, qubit distance, and hardware noise. Simulations on benchmark circuits demonstrate gate count reductions of up to 48.6% and fidelity improvements of up to 47.7% in the NISQ regime, while a feasibility analysis on FT hardware indicates that pruning is expected to remain relevant across a range of code distances and physical error rates. These results establish routing-aware pruning as a practical and unified compilation strategy across the quantum computing stack.

Versions

Related

  1. Fault-Tolerant Logical Operations and Efficient State Preparation in Modular Quantum Architectures with Noisy Interfaces
    S. Siddardha Chelluri, Riccardo Mengoni, Tom Darras +3
    arXivPreprintarXiv licenceFull textQuantum physics & quantum informationarXiv
  2. Modular optical fault-tolerant quantum computation via an interface between verified resources and online logical operations
    Kosuke Fukui, Takaya Matsuura, Yohji Chin +4
    arXivPreprintCC BY 4.0Full textQuantum physics & quantum informationarXiv
  3. Geometry-optimized hyperbolic codes for modular fault-tolerant quantum architectures
    Ahmed Adel Mahmoud, Steven Rayan
    arXivPreprintCC BY-NC-ND 4.0Full textMathematical physicsQuantum physics & quantum informationarXiv
  4. FT-Weave: Real-Time Compilation Framework for Reconfigurable Fault-Tolerant Quantum Architectures
    Wan-Hsuan Lin, Milan Kornjača, Chen Zhao +2
    arXivPreprintarXiv licenceFull textQuantum physics & quantum informationarXiv
  5. Heterogeneous architectures enable a 138x reduction in physical qubit requirements for fault-tolerant quantum computing under detailed accounting
    Pranav S. Mundada, Aleksei Khindanov, Yulun Wang +5
    New Journal of PhysicsPeer-reviewedCC BY 4.0Full textAtomic, molecular & optical physicsCrossrefIOP/AAS
BibTeX
@misc{escofet2026quantum,
  title = {{Quantum Circuit Pruning: From NISQ Architectures to Fault-Tolerant Operations}},
  author = {Pau Escofet and Carmen G. Almudéver and Sergi Abadal and Eduard Alarcón},
  howpublished = {arXiv},
  year = {2026},
  month = oct,
  doi = {10.48550/arxiv.2610.00669},
  eprint = {2610.00669},
  archivePrefix = {arXiv},
  url = {https://arxiv.org/abs/2610.00669},
}
RIS
TY  - UNPB
TI  - Quantum Circuit Pruning: From NISQ Architectures to Fault-Tolerant Operations
AU  - Pau Escofet
AU  - Carmen G. Almudéver
AU  - Sergi Abadal
AU  - Eduard Alarcón
PY  - 2026
DA  - 2026/10/01
PB  - arXiv
DO  - 10.48550/arxiv.2610.00669
UR  - https://arxiv.org/abs/2610.00669
AB  - We present a routing-aware pruning strategy for quantum circuits that selectively removes parametric two-qubit gates whose computational contribution is outweighed by the fidelity cost of their execution, and assess it across both Noisy Intermediate-Scale Quantum (NISQ) and fault-tolerant quantum computing (FTQC) architectures. Each two-qubit gate of a circuit is evaluated by comparing an architecture-independent lower bound on the fidelity cost of omitting the gate against a hardware-specific model for the routing execution cost in each setting. We additionally provide an analytical characterization of the pruning boundary as a function of rotation angle, qubit distance, and hardware noise. Simulations on benchmark circuits demonstrate gate count reductions of up to 48.6% and fidelity improvements of up to 47.7% in the NISQ regime, while a feasibility analysis on FT hardware indicates that pruning is expected to remain relevant across a range of code distances and physical error rates. These results establish routing-aware pruning as a practical and unified compilation strategy across the quantum computing stack.
ER  -