PreprintarXiv licencearXiv
Generalized Cancellation of Capacitor Parasitic Inductance Using a Lattice Network and Its Application to Common-Mode Noise Reduction
Abstract
This letter presents a generalized technique for cancelling the parasitic inductance of capacitors using a lattice network. The Z-matrix-based equivalent transformation shows that the conventional vertically symmetric inductance condition can be relaxed for cancellation of the dominant high-frequency inductive component. A vertically asymmetric lattice network is then proposed, enabling this component to be cancelled by adjusting only one inductance. The method is further extended to common-mode noise reduction using a common-mode choke, and both concepts are experimentally verified.
Related
- Additive results of the dual Moore--Penrose generalized inverse with an application to rigid-body motion estimation
- Dunkl--BMO functions representable in terms of generalized balayage of Carleson measures and an application
- Generalized Fiducial Inference for Hybrid Discrete-Continuous Count Data: Theory and Application
- Representation of arbitrary rational functions and polynomials by non-Foster resistor-capacitor-inductor networks
- Tri-Hybrid SWIPT with Reconfigurable Parasitic Antennas
BibTeX
@misc{nomura2026generalized,
title = {{Generalized Cancellation of Capacitor Parasitic Inductance Using a Lattice Network and Its Application to Common-Mode Noise Reduction}},
author = {Katsuya Nomura and Shuhei Chizuwa and Takashi Masuzawa},
howpublished = {arXiv},
year = {2026},
month = sep,
doi = {10.48550/arxiv.2606.09326},
eprint = {2606.09326},
archivePrefix = {arXiv},
url = {https://arxiv.org/abs/2606.09326},
}
RIS
TY - UNPB
TI - Generalized Cancellation of Capacitor Parasitic Inductance Using a Lattice Network and Its Application to Common-Mode Noise Reduction
AU - Katsuya Nomura
AU - Shuhei Chizuwa
AU - Takashi Masuzawa
PY - 2026
DA - 2026/09/17
PB - arXiv
DO - 10.48550/arxiv.2606.09326
UR - https://arxiv.org/abs/2606.09326
AB - This letter presents a generalized technique for cancelling the parasitic inductance of capacitors using a lattice network. The Z-matrix-based equivalent transformation shows that the conventional vertically symmetric inductance condition can be relaxed for cancellation of the dominant high-frequency inductive component. A vertically asymmetric lattice network is then proposed, enabling this component to be cancelled by adjusting only one inductance. The method is further extended to common-mode noise reduction using a common-mode choke, and both concepts are experimentally verified.
ER -