Skip to content
DraconiticResearch
Search Sources API
201,683 studies31 sourcesUpdated 30 min ago
PreprintarXiv licencearXiv

Robust CZ gate against flux line memory

Abstract

High-fidelity CZ gates are central to superconducting quantum processors, but implementations based on flux tuning are still sensitive to pulse distortion. Conventional predistortion, typically used for an isolated gate, can recover the desired flux at the chip but it fails if the flux line memory exists, causing the fidelity of repeated CZ gates to drop rapidly. To address this issue, we model the flux line distortion as the dynamics of a stateful classical actuator coupled to a quantum system. Using a first-order Dyson expansion, we derive the error generators induced by variations in the initial flux-line state. We then design a robust CZ gate by optimizing the flux pulse to suppress these generators and minimize the residual flux line state at the gate exit. A one-pole flux line model shows the expected first-order robustness plateau. For a more practical three-pole model, the optimized CZ pulse achieves Favg=99.998%, suppresses all first-order error generators, and brings the residual flux line state close to zero. With no additional waiting time between gates, our robust pulse achieves Favg=99.97% for the complete ten-gate sequence and reduces the sequence infidelity by a factor of about 2.3×103 relative to the baseline under the same predistortion protocol. These results show that explicitly accounting for flux line memory maintains high-fidelity CZ operation across repeated gate sequences and addresses a key limitation of conventional predistortion.

Related

  1. Parametrically Driven iSWAP Gate Using a Capacitively Shunted Double-Transmon Coupler at the Zero-Flux Sweet Spot
    Shinichi Inoue, Rui Li, Kentaro Kubo +3
    PRX QuantumPeer-reviewedCC BY 4.0Quantum physics & quantum informationCrossref
  2. Reducing the Gate-Induced Drain-Leakage Current of Carbon-Nanotube Transistors by Subliming Dispersants with Back-End-of-Line Compatible Temperature
    Takumi Inaba, Yuichi Kato, Yoko Iizumi +4
    arXivPreprintCC BY-NC-ND 4.0Full textCondensed matterarXiv
  3. In-Memory AM Demodulation Using an All-Silicon Independent-Dual-Gate Gain-Cell Memory with <10−22 A Leakage Determined by Single-Electron Counting
    Katsuhiko Nishiguchi, Toshiaki Hayashi, Kensaku Chida +3
    arXivPreprintarXiv licenceFull textApplied physics & instrumentationCondensed matterarXiv
  4. Measurement-adaptive light-cone transform for robust non-line-of-sight imaging
    Lianfang Wang, Xueying Liu, Junnan Dong +4
    Optics ExpressPeer-reviewedPublisher termsApplied physics & instrumentationCrossref
  5. Physics-informed Kolmogorov-Arnold networks (PIKANs) for noise-robust reconstruction of boiling heat flux from infrared measurements
    Siavash Khodakarami, Parimala Vardhan Vydyula, Aniruddha Bora +2
    arXivPreprintCC BY 4.0Full textComputational physicsarXiv
BibTeX
@misc{song2026robust,
  title = {{Robust CZ gate against flux line memory}},
  author = {Yao Song and Xiu-Hao Deng},
  howpublished = {arXiv},
  year = {2026},
  month = sep,
  doi = {10.48550/arxiv.2609.00939},
  eprint = {2609.00939},
  archivePrefix = {arXiv},
  url = {https://arxiv.org/abs/2609.00939},
}
RIS
TY  - UNPB
TI  - Robust CZ gate against flux line memory
AU  - Yao Song
AU  - Xiu-Hao Deng
PY  - 2026
DA  - 2026/09/01
PB  - arXiv
DO  - 10.48550/arxiv.2609.00939
UR  - https://arxiv.org/abs/2609.00939
AB  - High-fidelity CZ gates are central to superconducting quantum processors, but implementations based on flux tuning are still sensitive to pulse distortion. Conventional predistortion, typically used for an isolated gate, can recover the desired flux at the chip but it fails if the flux line memory exists, causing the fidelity of repeated CZ gates to drop rapidly. To address this issue, we model the flux line distortion as the dynamics of a stateful classical actuator coupled to a quantum system. Using a first-order Dyson expansion, we derive the error generators induced by variations in the initial flux-line state. We then design a robust CZ gate by optimizing the flux pulse to suppress these generators and minimize the residual flux line state at the gate exit. A one-pole flux line model shows the expected first-order robustness plateau. For a more practical three-pole model, the optimized CZ pulse achieves F_avg=99.998%, suppresses all first-order error generators, and brings the residual flux line state close to zero. With no additional waiting time between gates, our robust pulse achieves F_avg=99.97% for the complete ten-gate sequence and reduces the sequence infidelity by a factor of about 2.3×10^3 relative to the baseline under the same predistortion protocol. These results show that explicitly accounting for flux line memory maintains high-fidelity CZ operation across repeated gate sequences and addresses a key limitation of conventional predistortion.
ER  -